Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp		
151	5	(("6647486") or ("6427201") or ("6427181")).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 13:51		
L3	2606	((plural\$5 multiple\$3) adj3 processor\$5) with (status state\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:04		
L4	255	(SIMD SISD) with (status state\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:04		
L5	40	4 and (shar\$3 adj memor\$5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:05		
L6	449	3 and (shar\$3 adj memor\$5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:05		
L7	34	5 and @ad<"20010322"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:05		
L8	276	6 and @ad<"20010322"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:06		
L9	116	(712/30).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:06		

L10	0	7 and 9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:06
L11	2	8 and 9	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:06
L12	2	("20020156993").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:07
S1	2	("20020156993").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:07
S2	1195	(suzuoki near masakazu).in. (yamazaki near takeshi).in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/20 18:35
S3	284	sony.as. and S2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/20 18:36
S4	6	(("6779049") or ("6526491") or ("6396493")).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/20 18:45
S 5	4	("6809734").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/23 10:55

S6	0	(SIMD SISD) with (DRAM) with (status)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:04
S7	1534	((plural\$5 multiple\$3) adj3 processor\$5) and (simd sisd mimd)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:04
S8	75	S7 and ((dma dram) with status)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/23 10:59
S9	25	S8 and @ad<"20010322"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:05
S10	116	(712/30).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/02/06 14:06
S11	1231	(711/163).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/23 11:05
S12	1993	(709/201).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/23 11:05

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

+"multiprocessor" +"shared memory" +"status" +"DRAM"

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Published before March 2001 Terms used multiprocessor shared memory status DRAM

Found 74 of 116,699

Sort results relevance Display

expanded form

Save results to a Binder ? Search Tips Open results in a new window

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 74

Result page: 1 2 3 4

next

Relevance scale

A distributed shared memory multiprocessor ASURA: memory and cache



results

S. Mori, H. Saito, M. Goshima, S. Tomita, M. Yanagihara, T. Tanaka, D. Fraser, K. Joe, H.

December 1993 Proceedings of the 1993 ACM/IEEE conference on Supercomputing

Publisher: ACM Press

Full text available: mpdf(1.17 MB)

Additional Information: full citation, references, citings, index terms

Decoupled hardware support for distributed shared memory



Steven K. Reinhardt, Robert W. Pfile, David A. Wood

May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96. Volume 24 Issue 2

Publisher: ACM Press

Full text available: pdf(1.47 MB)

Additional Information: full citation, abstract, references, citings, index terms

This paper investigates hardware support for fine-grain distributed shared memory (DSM) in networks of workstations. To reduce design time and implementation cost relative to dedicated DSM systems, we decouple the functional hardware components of DSM support, allowing greater use of off-the-shelf devices. We present two decoupled systems, Typhoon-0 and Typhoon-1. Typhoon-0 uses an off-the-shelf protocol processor and network interface; a custom access control device is the only DSM-specific hard ...

Efficient synchronization primitives for large-scale cache-coherent multiprocessors



James R. Goodman, Mary K. Vernon, Philip J. Woest

April 1989 ACM SIGARCH Computer Architecture News, Proceedings of the third international conference on Architectural support for programming languages and operating systems ASPLOS-III, Volume 17 Issue 2

Publisher: ACM Press

Full text available: pdf(1.48 MB)

Additional Information: full citation, abstract, references, citings, index terms

This paper proposes a set of efficient primitives for process synchronization in multiprocessors. The only assumptions made in developing the set of primitives are that hardware combining is not implemented in the inter-connect, and (in one case) that the interconnect supports broadcast. The primitives make use of synchronization bits (syncbits) to provide a simple mechanism for mutual exclusion. The proposed implementation of the primitives includes efficient (i.e.



Flexible use of memory for replication/migration in cache-coherent DSM multiprocessors



Vijayaraghavan Soundararajan, Mark Heinrich, Ben Verghese, Kourosh Gharachorloo, Anoop Gupta, John Hennessy


April 1998 ACM SIGARCH Computer Architecture News, Proceedings of the 25th annual international symposium on Computer architecture ISCA '98, Volume 26 Issue 3

Publisher: IEEE Computer Society, ACM Press

Full text available: pdf(1.76 MB) Additional Information: full citation, abstract, references, citings, index terms

Given the limitations of bus-based multiprocessors, CC-NUMA is the scalable architecture of choice for shared-memory machines. The most important characteristic of the CC-NUMA architecture is that the latency to access data on a remote node is considerably larger than the latency to access local memory. On such machines, good data locality can reduce memory stall time and is therefore a critical factor in application performance.In this paper we study the various options available to system desi ...

⁵ Efficient management of memory hierarchies in embedded DRAM systems




May 1999 Proceedings of the 13th international conference on Supercomputing

Publisher: ACM Press

Full text available: pdf(1.57 MB) Additional Information: full citation, references, index terms

Keywords: COMA, DRAM, cache, latency, memory hierarchy, processor

⁶ Analytic evaluation of shared-memory systems with ILP processors



April 1998 ACM SIGARCH Computer Architecture News, Proceedings of the 25th annual international symposium on Computer architecture ISCA '98, Volume 26 Issue 3

Publisher: IEEE Computer Society, ACM Press

Full text available: Additional Information: full citation, abstract, references, citings, index Publisher Site

This paper develops and validates an analytical model for evaluating various types of architectural alternatives for shared-memory systems with processors that aggressively exploit instruction-level parallelism. Compared to simulation, the analytical model is many orders of magnitude faster to solve, yielding highly accurate system performance estimates in seconds. The model input parameters characterize the ability of an application to exploit instruction-level parallelism as well as the interac ...

7 The Stanford FLASH multiprocessor

Jeffrey Kuskin, David Ofelt, Mark Heinrich, John Heinlein, Richard Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, J. Hennessy August 1998 25 years of the international symposia on Computer architecture (selected papers)

Publisher: ACM Press

Full text available: pdf(1.48 MB) Additional Information: full citation, references, index terms

8 The M-Machine multicomputer


Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, Whay S. Lee

December 1995 Proceedings of the 28th annual international symposium on Microarchitecture

Publisher: IEEE Computer Society Press

Full text available: pdf(1.29 MB) Additional Information: full citation, references, citings, index terms

⁹ The directory-based cache coherence protocol for the DASH multiprocessor



May 1990 ACM SIGARCH Computer Architecture News, Proceedings of the 17th annual international symposium on Computer Architecture ISCA '90, Volume

18 Issue 3a **Publisher:** ACM Press

Full text available: pdf(1.74 MB)

Additional Information: full citation, abstract, references, citings, index

DASH is a scalable shared-memory multiprocessor currently being developed at Stanford's Computer Systems Laboratory. The architecture consists of powerful processing nodes, each with a portion of the shared-memory, connected to a scalable interconnection network. A key feature of DASH is its distributed directory-based cache coherence protocol. Unlike traditional snoopy coherence protocols, the DASH protocol does not rely on broadcast; instead it uses point-to-point messages sent between th ...

10 A survey of commercial parallel processors

Edward Gehringer, Janne Abullarade, Michael H. Gulyn

September 1988 ACM SIGARCH Computer Architecture News, Volume 16 Issue 4

Publisher: ACM Press

Full text available: pdi(2.96 MB) Additional Information: full citation, abstract, citings, index terms

This paper compares eight commercial parallel processors along several dimensions. The processors include four shared-bus multiprocessors (the Encore Multimax, the Sequent Balance system, the Alliant FX series, and the ELXSI System 6400) and four network multiprocessors (the BBN Butterfly, the NCUBE, the Intel iPSC/2, and the FPS T Series). The paper contrasts the computers from the standpoint of interconnection structures, memory configurations, and interprocessor communication. Also, the share ...

11 Evaluation of design alternatives for a multiprocessor microprocessor

Basem A. Nayfeh, Lance Hammond, Kunle Olukotun

May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96, Volume

24 Issue 2 **Publisher:** ACM Press

Full text available: pdf(1.37 MB)

Additional Information: full citation, abstract, references, citings, index terms

In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider three architectures: shared-primary cache, shared-secondary cache, and shared-memory. We evaluate these three architectures using a complete system simulation environment which models the CPU, memory hierarchy and I/O devices in sufficient detail to boot and run a commercial operating system. Within our simulation envir ...

12 CRL: high-performance all-software distributed shared memory

K. L. Johnson, M. F. Kaashoek, D. A. Wallach

December 1995 ACM SIGOPS Operating Systems Review , Proceedings of the fifteenth ACM symposium on Operating systems principles SOSP '95, Volume 29

Issue 5
Publisher: ACM Press

Full text available: pdf(2.02 MB) Additional Information: full citation, references, citings, index terms

13 Coherent network interfaces for fine-grain communication
Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hill, David A. Wood



May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96, Volume 24 Issue 2


Publisher: ACM Press

Full text available: pdf(1.72 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Historically, processor accesses to memory-mapped device registers have been marked uncachable to insure their visibility to the device. The ubiquity of snooping cache coherence, however, makes it possible for processors and devices to interact with cachable, coherent memory operations. Using coherence can improve performance by facilitating burst transfers of whole cache blocks and reducing control overheads (e.g., for polling). This paper begins an exploration of network interfaces (NIs) that u ...

14 Where is time spent in message-passing and shared-memory programs?



November 1994 ACM SIGPLAN Notices, ACM SIGOPS Operating Systems Review,
Proceedings of the sixth international conference on Architectural
support for programming languages and operating systems ASPLOS-

VI, Volume 29, 28 Issue 11, 5

Publisher: ACM Press

Full text available: pdi(1.55 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Message passing and shared memory are two techniques parallel programs use for coordination and communication. This paper studies the strengths and weaknesses of these two mechanisms by comparing equivalent, well-written message-passing and shared-memory programs running on similar hardware. To ensure that our measurements are comparable, we produced two carefully tuned versions of each program and measured them on closely-related simulators of a message-passing and a shared-memory machine,

15 Synchronization and communication in the T3E multiprocessor



Steven L. Scott

September 1996 ACM SIGPLAN Notices, ACM SIGOPS Operating Systems Review,
Proceedings of the seventh international conference on Architectural support for programming languages and operating systems ASPLOS-VII, Volume 31, 30 Issue 9, 5


Publisher: ACM Press

Full text available: pdf(1.34 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

This paper describes the synchronization and communication primitives of the Cray T3E multiprocessor, a shared memory system scalable to 2048 processors. We discuss what we have learned from the T3D project (the predecessor to the T3E) and the rationale behind changes made for the T3E. We include performance measurements for various aspects of communication and synchronization. The T3E augments the memory interface of the DEC 21164 microprocessor with a large set of explicitly-managed, external r ...

16 Tempest and typhoon: user-level shared memory



April 1994 ACM SIGARCH Computer Architecture News, Proceedings of the 21ST annual international symposium on Computer architecture ISCA '94, Volume 22 Issue 2

Publisher: IEEE Computer Society Press, ACM Press

Full text available: pdf(1.44 MB)

Additional Information: full citation, abstract, references, citings, index terms

Future parallel computers must efficiently execute not only hand-coded applications but also programs written in high-level, parallel programming languages. Today's machines limit these programs to a single communication paradigm, either message-passing or shared-memory, which results in uneven performance. This paper addresses this problem by defining an interface, *Tempest*, that exposes low-level communication and memory-

system mechanisms so programmers and compilers can customize polici ...

17 The design of RPM: an FPGA-based multiprocessor emulator





Koray Öner, Luiz A. Barroso, Sasan Iman, Jaeheon Jeong, Krishnan Ramamurthy, Michel Dubois

February 1995 Proceedings of the 1995 ACM third international symposium on Fieldprogrammable gate arrays

Publisher: ACM Press


Full text available: pdf(54.01 KB)

Additional Information: full citation, abstract, references, citings, index

Recent advances in Field-Programmable Gate Arrays (FPGA) and programmable interconnects have made it possible to build efficient hardware emulation engines. In addition, improvements in Computer-Aided Design (CAD) tools, mainly in synthesis tools, greatly simplify the design of large circuits. The RPM (Rapid Prototype Engine for Multiprocessors) Project leverages these two technological advances. Its goal is to develop a common hardware platform for th ...

Keywords: field-programmable gate arrays, logic emulation, message-passing multicomputers, rapid prototyping, shared-memory multiprocessors

18 The MIT Alewife machine: architecture and performance



May 1995 ACM SIGARCH Computer Architecture News, Proceedings of the 22nd annual international symposium on Computer architecture ISCA '95, Volume 23 Issue 2

Publisher: ACM Press

Full text available: pdf(1.49 MB)

Additional Information: full citation, abstract, references, citings, index terms

Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Alewife machine, a prototype implementation of the architecture, demonstrates that a parallel system can be both scalable and programmable. Four mechanisms combine to achieve these goals: software-extended coherent shared memory provides a global, linear address space; integrated message passing allows compiler and operat ...

19 OMP: a RISC-based multiprocessor using orthogonal-access memories and multiple





spanning buses

K. Hwang, M. Dubois, D. K. Panda, S. Rao, S. Shang, A. Uresin, W. Mao, H. Nair, M. Lytwyn, F. Hsieh, J. Liu, S. Mehrotra, C. M. Cheng

June 1990 ACM SIGARCH Computer Architecture News, Proceedings of the 4th international conference on Supercomputing ICS '90, Volume 18 Issue 3b

Publisher: ACM Press

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(1.96 MB) terms

This paper presents the architectural design and RISC based implementation of a prototype supercomputer, namely the Orthogonal MultiProcessor (OMP). The OMP system is constructed with 16 Intel 1860 RISC microprocessors and 256 parallel memory modules, which are 2-D interleaved and orthogonally accessed using custom-designed spanning buses. The architectural design has been validated by a CSIM-based multiprocessor simulator. The design choices are based on worst-case delay a ...

20 A programming model for the Mark III hypercube with multiple processor nodes

B. A. Zimmermann, G. A. Crichton

January 1988 Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues - Volume 1

Results (page 1): + "multiprocessor" + "shared memory" + "status" + "DRAM"

Page 6 of 6

Publisher: ACM Press

Full text available: pdf(567.05 KB) Additional Information: full citation, abstract, references, index terms

The Caltech/JPL Mark III Hypercube originally consisted of an ensemble of processing elements each containing two Motorola M68020 processors — one M68020 processor and a M68881 Floating-Point coprocessor used for data processing, the other M68020 processor dedicated to hypercube communications. In the interest of achieving even greater computational capability a third processing element, the Weitek XL system, was added to enhance floating point performance. Each of what is now three p ...

Results 1 - 20 of 74

Result page: $1 \quad \underline{2} \quad \underline{3} \quad \underline{4} \quad \underline{\text{next}}$

The ACM Portal is published by the Association for Computing Machinery. Copyright ?2006 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player



Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Welcome United States Patent and Trademark Office

١	m	S	e	а	r	c	h	R	e	S	u	И	s

BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT e-mail an printer friendly

Results for "((multiprocessor<in>metadata) <and> (shared memory<in>metadata))<and> ..." Your search matched 10 of 1310010 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History New Search » Key IEEE Journal or IEEE JNL Magazine IEE JNL IEE Journal or Magazine IEEE CNF IEEE Conference Proceeding IEE Conference IEE CNF Proceeding

NEEE STD IEEE Standard

Modify Search

((multiprocessor<in>metadata) <and> (shared memory<in>metadata))<and> (stall \$883463) \$

Check to search only within this results set

view selected items

Select All Deselect All

1. The Scalable Coherent Interface, IEEE P 1596, status and possible applications to data acquisition and physics

Gustavson, D.B.;

Nuclear Science, IEEE Transactions on

Volume 37, Issue 2, Part 2, April 1990 Page(s):365 - 368

Digital Object Identifier 10.1109/23.106646

AbstractPlus | Full Text: PDF(400 KB) | IEEE JNL

Rights and Permissions

2. Fine grain scheduler for shared-memory multiprocessor systems

Shieh, J.-J.; Lee, Y.-C.; Chen, H.-R.;

Computers and Digital Techniques, IEE Proceedings-

Volume 142, Issue 2, March 1995 Page(s):98 - 106

AbstractPlus | Full Text: PDF(564 KB) | IEE JNL

3. Multicomputers: message-passing concurrent computers

Athas, W.C.; Seitz, C.L.;

Computer

Volume 21, Issue 8, Aug. 1988 Page(s):9 - 24

Digital Object Identifier 10.1109/2.73

AbstractPlus | Full Text: PDF(1804 KB) REEE JNL

Rights and Permissions

4. IEEE P1596, a scalable coherent interface for glgabyte/sec multiprocessor applications

Gustavson, D.B.;

Nuclear Science, IEEE Transactions on

Volume 36, Issue 1, Part 1, Feb. 1989 Page(s):811 - 812

Digital Object Identifier 10.1109/23.34555

AbstractPlus | Full Text: PDF(228 KB) | IEEE JNL

Rights and Permissions

5. Dependability modeling for multiprocessors

Das, C.R.; Kreulen, J.T.; Thazhuthaveetil, M.J.; Bhuyan, L.N.;

<u>Computer</u>

Volume 23, Issue 10, Oct. 1990 Page(s):7 - 19

Digital Object Identifier 10.1109/2.58233

AbstractPlus | Full Text: PDF(1160 KB) REEE JNL

Rights and Permissions

The Scalable Coherent Interface (SCI) Gustavson, D.B.; Qiang Li;

http://ieeexplore.ieee.org/search/searchresult.jsp?query1=multiprocessor&scope1=metad... 2/6/06

Communications Magazine, IEEE Volume 34, Issue 8, Aug. 1996 Page(s):52 - 63 Digital Object Identifier 10.1109/35.533919

AbstractPlus | Full Text: PDF(1788 KB) IEEE JNL Rights and Permissions

7. ADir_pNB: a cost-effective way to implement full map directory-based cache coherence protocols

Tao Li; John, L.K.;

Computers, IEEE Transactions on

Volume 50, Issue 9, Sept. 2001 Page(s):921 - 934

Digital Object Identifier 10.1109/12.954507

AbstractPlus | References | Full Text: PDF(1312 KB) | IEEE JNL

Rights and Permissions

8. Improving multiprocessor performance with coarse-grain coherence tracking

Cantin, J.F.; Lipasti, M.H.; Smith, J.E.;

Computer Architecture, 2005, ISCA '05. Proceedings, 32nd International Symposium on

4-8 June 2005 Page(s):246 - 257

Digital Object Identifier 10.1109/ISCA.2005.31

AbstractPlus | Full Text: PDF(264 KB) | IEEE CNF

Rights and Permissions

9. The Harbinger PowerPC-based SCI multiprocessor: an interim status report

Band, P.J.; Lee, K.S.; Davis, M.H., Jr.;

Aerospace and Electronics Conference, 1997, NAECON 1997, Proceedings of the IEEE 1997

<u>National</u>

Volume 1, 14-17 July 1997 Page(s):378 - 385 vol.1

Digital Object Identifier 10.1109/NAECON.1997.618108

AbstractPlus | Full Text: PDF(636 KB) | IEEE CNF

Rights and Permissions

10. The Stanford FLASH multiprocessor

Kuskin, J.; Ofelt, D.; Heinrich, M.; Heinlein, J.; Simoni, R.; Gharachorloo, K.; Chapin, J.; Nakahira, D.; Baxter, J.; Horowitz, M.; Gupta, A.; Rosenblum, M.; Hennessy, J.;

Computer Architecture, 1994. Proceedings the 21st Annual International Symposium on

18-21 April 1994 Page(s):302 - 313

Digital Object Identifier 10.1109/ISCA.1994.288140

AbstractPlus | Full Text: PDF(1148 KB) IEEE CNF

Rights and Permissions

Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE - All Rights Reserved

Inspec*

Sign in



Web Images Groups News Froogle Local more »

'multiprocessor" "shared memory" "DRAM" "di Search <u>Advanced Search</u> Preferences

Web

Results 1 - 10 of about 170 for "multiprocessor" "shared memory" "DRAM" "direct transfer. (0.34 seconds)

[PDF] Integrated Shared-Memory and Message-Passing Communication in the ...

File Format: PDF/Adobe Acrobat - View as HTML

resources (such as DRAM). This framework is well suited to integrated architectures.

... carries messages, even in a shared-memory multiprocessor. ...

www.cs.berkeley.edu/~kubitron/ papers/alewife/pdf/kubi-phdthesis.pdf - Similar pages

[PS] To appear in 10th International Parallel Processing Symposium ...

File Format: Adobe PostScript - View as Text

For example, Convex uses HP workstation boards to construct their **shared-memory multiprocessor**, and IBM uses their high-end workstation boards to construct ...

www.cs.princeton.edu/~liv/papers/ipps96.ps - Similar pages

[PDF] Software Support for Virtual Memory-Mapped Communication

File Format: PDF/Adobe Acrobat

a **shared memory multiprocessor**, or between processes. executing on different nodes in a local ... network and **direct transfer** to receive-side user buffers. ...

doi.ieeecomputersociety.org/10.1109/IPPS.1996.508084 - Similar pages

[PDF] Software Support for Virtual Memory-Mapped Communication

File Format: PDF/Adobe Acrobat - View as HTML

to construct their **shared-memory multiprocessor**, and IBM. uses their high-end workstation ... address in the message header, allowing **direct transfer** into ... ipdps.cc.gatech.edu/1996/ PAPERS/S10/DUBNICKI/DUBNICKI.PDF - Similar pages

[PS] The Optimistic Direct Access File System: Design and Network ...

File Format: Adobe PostScript - View as Text

The client has 256MB and the server 1GB of DRAM. ... direct transfer. Without loss

of generality, we consider thesteps in the case of a read request. ...

www.eecs.harvard.edu/~magoutis/san-1/san-1.ps - Similar pages

[PDF] The DASH Prototype: Implementation and Performance

File Format: PDF/Adobe Acrobat

of the DASH multiprocessor has been operational for the last six. months. ...

The DASH protocol supports the direct transfer of the dirty ...

dx.doi.org/10.1145/285930.286001 - Similar pages

[PDF] www.lcs.mit.edu/publications/pubs/pdf/MIT-LCS-TR-7...

File Format: PDF/Adobe Acrobat - View as HTML

Supplemental Result - Similar pages

[PS] appears in: Proceedings of SCI Europe'98 Conference, EMMSEC'98, 28 ...

File Format: Adobe PostScript - View as Text

... in multiprocessor motherboard and connect directly to the processor bus. ...

The memory of a T3D node is a simple memory system built from DRAM chips ...

www.cs.inf.ethz.ch/cops/scieuro98/scieuro98.ps.gz - Similar pages

[PDF] A Comparison of two Gigabit SAN/LAN technologies: Scalable ...

File Format: PDF/Adobe Acrobat - View as HTML

interconnects including scalable cache coherent shared memory ... style multiprocessor

node architecture specifically designed for ...

www.cs.inf.ethz.ch/cops/scieuro98/scieuro98.pdf - Similar pages

[More results from www.cs.inf.ethz.ch]

[PS] Design and Evaluation of Network Interfaces for System Area ...

File Format: Adobe PostScript - View as Text

Since the gap between processor and DRAM memories is increasing [49], ...

A shared-memory multiprocessor. 15 interface, a shared-memory interface usually ...

www.cs.wisc.edu/~shubu/papers/shubu-thesis-draft.ps - Similar pages

Try your search again on Google Book Search

Goooooooogle >

Result Page:

1 2 3 4 5 6 7 8 9 10

Free! Get the Google Toolbar. Download Now - About Toolbar



"multiprocessor" "shared memory" "l Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google